readme

2024-03-10 15:53:56 +01:00 · 2024-03-10 15:53:56 +01:00 · 7c9412058e
parent d478a3f7cc
commit 7c9412058e
1 changed files with 3 additions and 0 deletions
--- a/README.md
+++ b/README.md
@ -0,0 +1,3 @@
+Single cycle RISC-V cpu in verilog.
+Supported instructions are:
+add, addi, and, sub, slt, div, beq, blt, lw, sw, lui, jal, jalr, auipc, sll, srl, sra