Single cycle RISC-V cpu in verilog.
Supported instructions are:
add, addi, and, sub, slt, div, beq, blt, lw, sw, lui, jal, jalr, auipc, sll, srl, sra